MatCat.OpenSource/8sa1-binutils-gdb
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

Rename generated file engine.c to oengine.c.

Browse Source
This commit is contained in:
Andrew Cagney 1997-10-16 03:39:13 +00:00
parent 339fb14904
commit 284e759d1f
3 changed files with 13 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
sim/mips/ChangeLog
View File

@ -1,3 +1,10 @@
Thu Oct 16 10:31:41 1997 Andrew Cagney <cagney@b1.cygnus.com>
* Makefile.in (interp.o): Rename generated file engine.c to
oengine.c.
* interp.c: Update.
Thu Oct 16 10:31:40 1997 Andrew Cagney <cagney@b1.cygnus.com> Thu Oct 16 10:31:40 1997 Andrew Cagney <cagney@b1.cygnus.com>
* gencode.c (build_instruction): Use FPR_STATE not fpr_state. * gencode.c (build_instruction): Use FPR_STATE not fpr_state.

8
sim/mips/Makefile.in
View File

@ -44,11 +44,11 @@ SIM_RUN_OBJS = nrun.o
## COMMON_POST_CONFIG_FRAG ## COMMON_POST_CONFIG_FRAG
interp.o: $(srcdir)/interp.c engine.c config.h sim-main.h interp.o: $(srcdir)/interp.c oengine.c config.h sim-main.h
engine.c: gencode oengine.c: gencode
./gencode @SIMCONF@ > tmp-engine ./gencode @SIMCONF@ > tmp-oengine
mv tmp-engine engine.c mv tmp-oengine oengine.c
tmp.igen: gencode tmp.igen: gencode
./gencode --igen @SIMCONF@ > tmp-igen ./gencode --igen @SIMCONF@ > tmp-igen
mv tmp-igen tmp.igen mv tmp-igen tmp.igen

4
sim/mips/interp.c
View File

@ -83,7 +83,7 @@ char* pr_uword64 PARAMS ((uword64 addr));
/* Get the simulator engine description, without including the code: */ /* Get the simulator engine description, without including the code: */
#define SIM_MANIFESTS #define SIM_MANIFESTS
#include "engine.c" #include "oengine.c"
#undef SIM_MANIFESTS #undef SIM_MANIFESTS
@ -4195,7 +4195,7 @@ sim_engine_run (sd, next_cpu_nr, siggnal)
if (!(STATE & simSKIPNEXT)) { if (!(STATE & simSKIPNEXT)) {
/* Include the simulator engine */ /* Include the simulator engine */
#include "engine.c" #include "oengine.c"
#if ((GPRLEN == 64) && !PROCESSOR_64BIT) || ((GPRLEN == 32) && PROCESSOR_64BIT) #if ((GPRLEN == 64) && !PROCESSOR_64BIT) || ((GPRLEN == 32) && PROCESSOR_64BIT)
#error "Mismatch between run-time simulator code and simulation engine" #error "Mismatch between run-time simulator code and simulation engine"
#endif #endif